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Abstract A comprehensive performance analysis by
quantum analytical modeling of CNT on insulator (COI)
and CNT on nothing (CON) FET having channel length
20 nm has been proposed and investigated on the basis of
2D Poisson’s Equation and solution of 1-D Schrodinger’s
Equation and validated using ATLAS 2D simulator. As
classical approximations fail to describe carrier quantiza-
tion, charge inversion and potential profile of a device at
sub-100 nm regime, here for the first time an analytical
model in quantum mechanical aspect for COI/CON devices
has been derived. Effects of high-k dielectrics in place of
conventional SiO2 over the device characteristics have
been thoroughly discussed. Moreover, all noticeable ben-
efits of our device to the so called SOI/SON architecture
have also been vividly justified.
Keywords ATLAS 2D simulator  CNT  COI/CON 
High-k dielectric  Inversion charge  Quantum threshold
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Introduction
VLSI/ULSI industry is continually being grown up over the
platform of rigorous downsizing of devices [1]. This needed
an optimization between ultra high speed and ultra low
power consumption in making denser circuits [2–6]. But
lowering dimensions indeed lowers the control of gate over
the channel as lateral electric field turns to be significantly
larger than the vertical electric field which in consequence
invokes degradation of device performance including DIBL,
gate tunnelling, threshold voltage roll-off, hot carrier effect
[2–5, 7] etc. Therefore to suppress those undesired phe-
nomena as well as to design the device in such away it can
operate faster, researchers moved forward with the discov-
ery of non-classical structures. Fully depleted silicon on
insulator (FDSOI) was a device [6] with buried oxide layer
to minimize electrostatic coupling, better subthreshold
behaviour, and reduced junction capacitance gaining higher
speed of operation. But FDSOI [2, 3] suffered a lot from
accumulation of positive charges at the buried layer. That is
why a little rectification was done to the device structure by
replacing thick oxide with embedded air gap to form silicon
on nothing (SON) MOSFET [2, 5, 8] keeping all the
advantages of SOI structure unaffected.
In our present work, we have designed an implanted
CNT channel on weakly inverted SOI and SON devices for
higher speed of operation, diminishing SCE and improved
subthreshold characteristics. From the very invention in
1991 by S. Iijima [9], CNT being a rolled graphite sheet in
tubular form [10–16] originating Quasi-1 dimensional
approach [17, 18] in nano-science has been considered
attractive by scientists to be used in non-classical devices
as it holds exceptional mechanical and electrical properties
[9, 18] like very high tensile strength, high flexibility and
elasticity, low thermal expansion coefficient, high electri-
cal conductivity and can be found with significantly high
aspect ratio. Conductivity of CNT sincerely depends upon
its chirality [17, 18], diameter of nanotube and degree of
twist [10]. Having strong carbon–carbon bond in the planar
honeycomb structure of graphite [9], the modulus of elas-
ticity at its basal plane is superior than most of the mate-
rials known has proved itself trustworthy as per their
fabrication is concerned. Near ballistic transport [14, 15] of
mobile carriers through the CNT channel can be observed
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with the absence of dangling bonds. In this paper, keeping
channel length 20 nm and taking diameter of nanotube
1.5 nm for optimum transport, we have analytically
modeled COI/CON devices [19] influenced with quantum
mechanical [16, 20–23] effects as dimensions can be
compared with the De-Broglie wavelength. Novelty of this
paper lies on simplicity of our mathematical model for
most of the general characteristics of COI/CON devices.
Device structure
Figure 1 schematically shows the cross sectional view of
weakly inverted carbon-nanotube on insulator (WICOI) or
carbon-nanotube on nothing (WICON) FET. Here source
and drain are heavily doped where semiconducting zigzag
CNT channel [18] is lightly doped. tf, tcnt, tox/air, and tsub
are front gate oxide thickness, thickness of channel, buried
oxide/air gap thickness and substrate thickness, respec-
tively. ‘L’ is defined as channel length. Contacts are pro-
vided with voltages accordingly.
Analytical model
As potential distribution along the channel is absolutely two
dimensional in nature for this kind of devices, Poisson’s
Equation can be applied [8, 15] at CNT channel along its
length and thickness. Assuming comparable acceptor and
hole concentration for zigzag (n, 0) CNT, the normalized
density of states per unit length can be expressed as [17]:
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for total number of states between E and E þ oE where E
can be EcbEEct for conduction band and EvbEEvt
for valance band implying ‘b’ and ‘t’ suffixes are used to
define bottom and top of the band. Again, Evh1 and Evh2
being Van Hove Singularity [9–18, 24] energies where




























=p and acc is carbon–carbon length &1.42 A˚.
Therefore, hole concentration can be written with valance
band DOS [17] as: p ¼ 2  DOSzzv Eð Þ  e
Evh1EF
KT where,
Evh1 ¼ Eg2 . If drain to source voltage is kept low, dependence
of potential on lateral direction can be parabolic in nature and
expressed as: /ðx; yÞ ¼ /f ðyÞ þ C1ðyÞxþ C2ðyÞx2 where
/f ðyÞ is the surface potential, C1ðyÞ and C2ðyÞ are arbitrary
and functions of y only. Y and X are considered as horizontal
and vertical positional coordinates. If eox=air is the dielectric
constant of oxide/air implantation,/f ðyÞ and/b yð Þ stands for
front side oxide-CNT interface and back side CNT-oxide/air
interface so that /f ðyÞ ¼ / 0; yð Þ and /b yð Þ ¼ / tcnt; yð Þ.
Moreover, tf is the gate oxide thickness and tox=air is the buried
oxide/air gap thickness. Coefficients and other variables can
be found in detail at Appendix: [A].
Surface potential
Now these constants are put on Poisson’s Equation and
using the parabolic approximation, we get expression of
surface potential as:












The lateral electric field can be obtained by differentiating
the surface potential with respect to y:






















Fig. 1 Cross sectional view of WICOI/WICON FET structure
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Subthreshold Slope
To calculate the subthreshold slope following equation
must be taken under consideration:











and /fmin yð Þ are shown in detail
at Appendix: [B].
Moreover, dependency of y0 over /bi is also taken care
of.
Classical threshold voltage model
As threshold voltage is the value of gate to source voltage
for which,





where VT is the thermal voltage and ni is intrinsic doping
concentration, then classical part of threshold voltage can
be found as:
Vth;classical ¼




















Appendix: [C], different parameters like A, B, C, D, P,
T and m, as used in Eq. (5), are defined.
Formulation of inversion charge and quantum
threshold voltage model
Carrying out investigation over inversion charge along the
channel, first the nature of potential well is to be deter-
mined. We found it ‘Triangular’ as depicted in Fig. 2. Now
total threshold voltage can be derived as V
q
th ¼ Vclth þ DVqth.
Shift of quantum threshold voltage [8] can be derived to be:
DVqth ¼ SðkT=qÞ lnð10ÞD/qs ðxmÞ. Refer Appendix: [D] for elu-
cidated derivations.
Results and discussion
WICOI/WICON structure with gate oxide thickness, tf to
be 2 nm, channel thickness, tcnt 1.5 nm, source/drain dop-
ing of 5 9 1024 m-3, Effective mass of electron
0.053 9 9.1 9 10-31 is considered here for mathematical
model as well as for simulation with ATLAS-2D simulator
to validate the model. Semiconducting zigzag CNT (19, 0)
of diameter 1.5 nm has been taken as channel material
having carbon–carbon length of 1.42 A˚, nearest neighbour
overlap energy being 2.7 eV and band gap of 0.51 eV.
Figure 3 shows asymmetric surface potential distribu-
tion for gate to source voltage 0.2 V and drain to source
voltage 0.35 V. Shift of minima of the potential parabola
towards source side is the consequence of different channel
potential. The downward shift of the minima for CON
structure implies better immunity to common SCE’s and
DIBL also. Figure 4 tells us about the effect of change in
the permittivity of gate dielectric as channel length
downsizes from 200 nm. Application of high-k material
simply creates higher value of Cf contributing to lower
surface potential for both COI and CON devices.
Fig. 2 Potential well formation along film thickness at y = 10 nm
for WICOI/WICON FET structure keeping Vgs = 0.2 V and
Vds = 0.35 V, respectively
Fig. 3 Surface potential profile along channel length for WICOI/
WICON FET structure keeping Vgs = 0.2 V and Vds = 0.35 V,
respectively
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Electric field, as found in Fig. 5, increases gradually
towards drain with small negative initial values at source
side. At middle of the channel, electric field for COI places
more downward deviation than CON justifying better
carrier transport for CON devices. Figure 6 is about com-
parison of subthreshold slope where CON experiences
lower slope value than COI due to its reduced front to back
potential coupling ratio.
Figure 7 expresses the variation of quantum threshold
voltage shift along the channel differed by device structure
where COI has relatively steep fall than CON device sig-
nifying less effect of channel length variation over CON.
Figure 8 defines the effect of high-k dielectric to vary
quantum threshold voltage on COI/CON device. Threshold
voltage drop is more with the application of low-k material
as gate dielectric, making it prone to undesired perfor-
mance complications.
Figure 9 depicts the reduction in quantum threshold
voltage shift with increment of channel thickness. This can
be elucidated as potential-well previously formed, experi-
ences increment when diameter of implanted CNT is of
higher value. Relaxation of quantized nature occurs grad-
ually in terms of increased channel thickness as separation
of any two energy levels possesses minimum value.
Figure 10 is of true importance as it justifies CON to
possess immense improvement over SOI, SON and COI as
per DIBL is concerned. Here DIBL is calculated in terms
of the difference between linear and saturation threshold
Fig. 4 Surface potential profile with increasing channel length for
WICOI/WICON FET structure with comparison for high-k dielectric
as gate oxide
Fig. 5 Electric field along the channel for WICOI/WICON FET
structure keeping Vgs = 0.2 V and Vds = 0.35 V, respectively
Fig. 6 Subthreshold slope for WICOI/WICON FET structure
expressed in (V/Dec.)
Fig. 7 Variation of quantum threshold voltage shift along the
channel for WICOI/WICON FET structure
94 J Theor Appl Phys (2016) 10:91–97
123
voltage. We have validated our mathematical model with
those found by simulation. Control of gate over channel
thus can be kept intact by implementing buried air gap as
well as implanting CNT as channel material. Starting from
about 30 mV, it tends to be lowered up to 5 mV at 140 nm.
Conclusion
Present analysis reveals most of the performance related
characteristics of COI/CON structure being sincerely con-
sidered for modeling in quantum mechanical aspect.
Quantum threshold voltage has been successfully derived
on the basis of the formation of inversion charge as well as
quantum wells with discrete energy levels. Proposed model
has its ultimate immunity against major SCE’s including
DIBL as validated with good agreement with the data
found by ATLAS in ‘‘Results and discussion’’. Reduced
subthreshold slope implying strong gate to channel cou-
pling with application of high-k gate dielectric recom-
mends the device to fulfil the ever increasing demand of
nano-technological industry today. This structure, if fabri-
cated precisely, can be implemented in device-circuit
mutual integration platform to deliver ultra-high speed with
its nearly ballistic transport. Moreover, this simple model
can further be improvised with the application of pocket
implantation and work function engineered binary metal
alloy gate as future scopes.
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Appendix: [A]







































:L where Df¼qNaecnt 2
Fig. 8 Effect of high-k material on quantum threshold voltage for
WICOI/WICON FET structure
Fig. 9 Variation of quantum threshold voltage shift along channel
thickness for WICOI/WICON FET structure keeping Vgs = 0.2 V
and Vds = 0.35 V, respectively
Fig. 10 DIBL effect on SOI/SON/WICOI/WICON FET structure for
different channel lengths up to 200 nm
















  with Cf¼
eox
tf
to be front channel oxide capacitance and Cox=air¼
eox=air
tox=air
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Similarly,
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, H = /bi.
Then
/fmin yð Þ¼KþQ H HNð ÞþVdsþK KNð Þf g½
fH HNð Þ VdsNð ÞþK KNð Þg1=2
ð7Þ
Here, y0 is undoubtedly, position in the channel where






p then it is
obtained as:
y0 ¼ J  ln½fH  ðH  NÞ  ðVds  NÞ þ K  ðK
 NÞg=fH  ðH  NÞ þ Vds þ K  ðK  NÞg:
Appendix: [C]
Now, to find the classical threshold voltage, we assume













































1m2 . This makes simply understandable
classical threshold voltage.
Appendix: [D]
Schrodinger’s equation can be solved for triangular






ðE  FxÞw ¼ 0: ð8Þ
F can be treated as electric field across film thickness. At




Solution of Eq. (8) can invoke quantized energy levels
as: E j ¼ h
2qm	
 1=3





Now, critical charge is derived with the help of Boltz-
mann’s Statistics as:
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Thus shift of classical and quantum potential distribu-
tions can be found as follows:



































Now, effective mass of CNT can be written as:







E4Þ, which can be simplified as:
m1D / Eg2c0þEg /
Eg
2c0
with the help of fermi-dirac distribu-
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